WestminsterResearch
Login | Create Account

Accelerating JPEG compression with a dynamically reconfigurable FPGA systolic array

Cadenas, Oswaldo and Megson, Graham M. and Plaks, Toomas P. (2000) Accelerating JPEG compression with a dynamically reconfigurable FPGA systolic array. In: International Conference on Parallel and Distibuted Processing Techniques and Applications, vol VI, 26 - 29 June 2000, Las Vegas, USA. (Submitted)

Full text not available from this repository.


Item Type:Conference or Workshop Item (Paper)
Research Community:University of Westminster > Electronics and Computer Science, School of
ID Code:10234
Deposited On:02 Feb 2012 10:39
Last Modified:02 Feb 2012 10:39

Repository Staff Only: item control page

WestminsterResearch is powered by EPrints 3 which is developed by the School of Electronics and Computer Science at the University of Southampton. More information and software credits.