

WestminsterResearch

<http://www.westminster.ac.uk/westminsterresearch>

**A Novel Two-Channel Continuous-Time Time-Interleaved 3rd-order Sigma-Delta Modulator with Integrator-Sharing Topology
Talebzadeh, J. and Kale, I.**

This is the published version of Talebzadeh, J. & Kale, I. Analog Integr Circ Sig Process (2018). <https://doi.org/10.1007/s10470-018-1125-5>

© The Authors 2018. This article is published with open access at Springerlink.com

The WestminsterResearch online digital archive at the University of Westminster aims to make the research output of the University available to a wider audience. Copyright and Moral Rights remain with the authors and/or copyright owners.

Whilst further distribution of specific materials from within this archive is forbidden, you may freely distribute the URL of WestminsterResearch: (<http://westminsterresearch.wmin.ac.uk/>).

In case of abuse or copyright appearing without permission e-mail repository@westminster.ac.uk



A novel two-channel continuous-time time-interleaved 3rd-order sigma-delta modulator with integrator-sharing topology

Jafar Talebzadeh¹ · Izzet Kale¹

Received: 17 December 2017 / Accepted: 5 February 2018
© The Author(s) 2018. This article is an open access publication

Abstract

This paper presents a 3rd-order two-path continuous-time time-interleaved (CTTI) delta-sigma modulator which is implemented in standard 90 nm CMOS technology. The architecture uses a novel method to resolve the delayless feedback path issue arising from the sharing of integrators between paths. By exploiting the concept of the time-interleaving techniques and through the use time domain equations, a conventional single path 3rd-order discrete-time (DT) $\Delta\Sigma$ modulator is converted into a corresponding two-path discrete-time time-interleaved (DTTI) counterpart. The equivalent CTTI version derived from the DTTI $\Delta\Sigma$ modulator by determining the DT loop filters and converting them to the equivalent continuous-time loop filters through the use of the Impulse Invariant Transformation. Sharing the integrators between two paths of the reported modulator makes it robust to path mismatch effects compared to the typical time-interleaved modulators which have individual integrators in all paths. The modulator achieves a dynamic range of 12 bits with an OverSampling Ratio of 16 over a bandwidth of 10 MHz and dissipates only 28 mW of power from a 1.8-V supply. The clock frequency of the modulator is 320 MHz but integrators, quantizers and DACs operate at 160 MHz.

Keywords Discrete-time · Continuous-time · Delta-sigma modulator · Signal transfer function · Noise transfer function · Time-interleaved

1 Introduction

The rapid growth of the portable communication device markets such as audio systems and consumer electronics has been led to an increasing demand for low power high resolution ADC designs over the last decade [1]. The $\Delta\Sigma$ modulator can achieve a very high resolution analog-to-digital conversion for relatively low-bandwidth signals through the use of the oversampling and the noise shaping technique. It is known that $\Delta\Sigma$ modulators do not require precise analog components and sharp cut-off frequencies for their analog anti-aliasing filters. The noise-shaping loop

filter of a $\Delta\Sigma$ modulator can be implemented as a DT structure by using Switched-Capacitor (SC) techniques or as CT one through active-RC or gm-c filters. The SC circuits are insensitive to clock jitter and the frequency response of the noise-shaping filter can be accurately set by capacitor ratios [2].

The signal bandwidth the $\Delta\Sigma$ modulators can deal with is narrow and is restricted by the OSR and technology deployed. To increase the signal bandwidth the modulator can process, a variety of methods are used: the first one is to increase the order of the modulator, but at a price, where the stability problem requires to be dealt with very carefully [2]. The second is to increase the number of bits for the quantizer, which makes the design of the modulator more complicated [1]. The third is to increase the sampling frequency. However, the major disadvantage of the third method is the technology limitations. The fourth method that is one of the more practical ways is to deploy a CT loop filter coupled with the time-interleaving technique [3].

This paper is organized as follows. In Sect. 2, the CT $\Delta\Sigma$ modulators and the concept of the impulse-invariant

✉ Jafar Talebzadeh
jtalebzadeh@gmail.com
Izzet Kale
kalei@westminster.ac.uk

¹ Applied DSP and VLSI Research Group, Department of Engineering, Faculty of Science and Technology, University of Westminster, 115 New Cavendish Street, London W1W 6UW, UK

transformation are reviewed. In Sect. 3, a single-path DTTI $\Delta\Sigma$ modulator is derived from a 3rd-order conventional DT $\Delta\Sigma$ modulator through the use of the time domain equations and it is converted to its equivalent CTTI $\Delta\Sigma$ modulator. The delayless feedback path problem and our proposed solution are both discussed in detail in this section. In Sect. 4, MATLAB simulation results are presented. In Sect. 5, circuit design and simulations are reviewed. Finally, conclusions are given in Sect. 6.

2 Continuous-time $\Delta\Sigma$ modulator

The CT $\Delta\Sigma$ modulators benefit from operating at higher sampling frequencies in comparison to their DT counterparts. The errors of the sample-and-hold circuit are shaped by the loop filter and the CT $\Delta\Sigma$ modulators have an implicit anti-aliasing filter in their forward signal path; However, CT $\Delta\Sigma$ modulators suffer from several drawbacks: excess loop delay, jitter sensitivity and RC time constant variations.

One way to convert a DT $\Delta\Sigma$ modulator to an equivalent CT $\Delta\Sigma$ modulator is the impulse-invariant transformation [1]. Another is the use of the modified z-transform [1]. To set the scene for our work, we shall stick to the straight forward implementation method of the impulse-invariant transformation. A DT and a CT $\Delta\Sigma$ modulator are shown in Fig. 1, and are said to be equivalent when their quantizer inputs are equal at the sampling instants.

$$q(n) = q_c(t)|_{t=nT} \quad \text{for all } n \tag{1}$$

This condition would be satisfied if the impulse responses of the open-loop diagrams in Fig. 2 were equal at the sampling times. As a result (1) translates directly into (2) [1]:

$$Z^{-1}\{H_{dDAC}(z)H_d(z)\} = A^{-1}\{H_{cDAC}(s)H_c(s)\}|_{t=nT} \tag{2}$$

Because $H_{dDAC}(z) = 1$, Eq. (2) can be simplified to give (3):

$$Z^{-1}\{H_d(z)\} = A^{-1}\{H_c(s)\}|_{t=nT} \tag{3}$$

The transformation in (3) is called the impulse-invariant transformation where Z^{-1} , A^{-1} , $H_{cDAC}(s)$, $H_d(z)$ and $H_c(s)$ represent the inverse Z-transform, the inverse Laplace transform, the CT DAC transfer function, the DT and the CT loop filter respectively [1, 3]. Depending on the output waveform of the CT DAC, there would be an exact mapping between the DT and the CT $\Delta\Sigma$ modulator. The popular feedback-DAC waveforms have rectangular shapes. The time and frequency (Laplace) domain responses of these waveforms are [1, 3]:

$$h_{cDAC}(t) = \begin{cases} 1, & \alpha T \leq t \leq \beta T, \quad 0 \leq \alpha, \beta \leq 1 \\ 0, & \text{otherwise} \end{cases} \tag{4}$$

$$H_{cDAC}(s) = \frac{e^{-\alpha Ts} - e^{-\beta Ts}}{s} \tag{5}$$

As illustrated in Fig. 1b, the input signal $x(t)$ of the CT $\Delta\Sigma$ modulator is CT but its output $y(n)$ is a DT signal. Consequently defining a pure s-domain Signal Transfer Functions (STF) for the CT $\Delta\Sigma$ modulator is impossible. To calculate the STF and the Noise Transfer Function (NTF), the loop filter $H_c(s)$ and implicit sampler are relocated across the summation point and placed in front of the CT $\Delta\Sigma$ modulator and in the feedback path as shown in Fig. 3a. The NTF of the CT $\Delta\Sigma$ modulator is the same as its DT counterpart. Thus, the NTF remains unchanged [1]:

$$NTF(j2\pi f) = \frac{1}{1 + H_d(e^{j2\pi f})} \tag{6}$$

Figure 3b shows another equivalent representation of the CT $\Delta\Sigma$ modulator. It consists of an Anti-Aliasing Filter (AAF), a sampler and an NTF of its DT equivalent. The STF of the CT $\Delta\Sigma$ modulator will be [4, 5]:

$$STF(j2\pi f) = \underbrace{H_c(j2\pi f)}_{AAF} \underbrace{e^{-j\pi f T} \frac{\sin(\pi f T)}{\pi f}}_{\text{Sampler}} \underbrace{\frac{1}{1 + H_d(e^{j2\pi f})}}_{NTF} \tag{7}$$

According to [4], the effect of “sinc” term is negligible and neglected in this work for the purpose of comparison between the CT modulator with its DT counterpart.




Fig. 1 The block diagrams of a the DT $\Delta\Sigma$ modulator and b the CT $\Delta\Sigma$ modulator [1, 4, 5]




Fig. 2 **a** The open-loop DT $\Delta\Sigma$ modulator and **b** the open-loop CT $\Delta\Sigma$ modulator [1, 4, 5]




Fig. 3 **a** An equivalent representation of the CT $\Delta\Sigma$ modulator and **b** another equivalent representation of the CT $\Delta\Sigma$ modulator [4, 5]

3 Time-interleaved $\Delta\Sigma$ modulator

The procedure for the design of a $\Delta\Sigma$ modulator is based on choosing: the order and architecture of the $\Delta\Sigma$ modulator, the OSR and the number of bits for the quantizer. By using the time-interleaving technique and M interconnected parallel modulators that are working concurrently, the effective sampling rate and the OSR become M times the clock rate and the OSR of each modulator respectively [8, 9]. It should be noted that the required resolution can be acquired without increasing the order of the modulator or the number of bits for the quantizer and also without utilizing a state of the art technology.

3.1 Derivation of TI $\Delta\Sigma$ modulator

The 3rd-order two-path DTTI $\Delta\Sigma$ modulator is derived directly from the time domain node equations of its conventional DT $\Delta\Sigma$ modulator as shown in Fig. 4 [15–17]. It is assumed that the DAC in the feedback loop is ideal, therefore $H_{DAC}(z) = 1$. The time domain equations of the modulator are written for two consecutive time slots as (2n)th and (2n + 1)th as follows [10]:

$$v_1(2n) = ax(2n - 1) - ay(2n - 1) + v_1(2n - 1) \quad (8.a)$$

$$v_2(2n) = bv_1(2n - 1) - by(2n - 1) + v_2(2n - 1) \quad (8.b)$$

$$v_3(2n) = cv_2(2n - 1) - cy(2n - 1) + v_3(2n - 1) \quad (8.c)$$

$$y(2n) = Q[v_3(2n)] \quad (8.d)$$

and

$$v_1(2n + 1) = ax(2n) - ay(2n) + v_1(2n) \quad (9.a)$$

$$v_2(2n + 1) = bv_1(2n) - by(2n) + v_2(2n) \quad (9.b)$$

$$v_3(2n + 1) = cv_2(2n) - cy(2n) + v_3(2n) \quad (9.c)$$

$$y(2n + 1) = Q[v_3(2n + 1)] \quad (9.d)$$

where $Q[\cdot]$ represents the quantization function. The input $x(n)$ is distributed between two channels through an input demultiplexer which operates at twice the clock frequency of each channel. The input $x(n)$ is relabelled as follows:

$$x_1(n) = x(2n), x_2(n) = x(2n - 1) \quad (10)$$

Similarly, the other nodes of the modulator are relabelled:

$$v_{11}(n) = v_1(2n), v_{12}(n) = v_1(2n - 1) \quad (11.a)$$

$$v_{21}(n) = v_2(2n), v_{22}(n) = v_2(2n - 1) \quad (11.b)$$

$$v_{31}(n) = v_3(2n), v_{32}(n) = v_3(2n - 1) \quad (11.c)$$

$$y_1(n) = y(2n), y_2(n) = y(2n - 1) \quad (11.d)$$




Fig. 4 A 3rd-order conventional single-loop DT $\Delta\Sigma$ modulator

By sharing only one set of integrators, the input demultiplexer is removed and the input $x(n)$ is shared between channels. Hence Eq. (10) results in (12) as follows:

$$x_1(n) = x_2(n) = x(n) \tag{12}$$

Equation sets (13) and (14) are derived by substituting equation set (11) and Eq. (12) into equation sets (8) and (9) respectively as follows:

$$v_{11}(n) = ax(n) - ay_2(n) + v_{12}(n) \tag{13.a}$$

$$v_{21}(n) = bv_{12}(n) - by_2(n) + v_{22}(n) \tag{13.b}$$

$$v_{31}(n) = cv_{22}(n) - cy_2(n) + v_{32}(n) \tag{13.c}$$

$$y_1(n) = Q[v_{31}(n)] = Q[cv_{22}(n) - cy_2(n) + v_{32}(n)] \tag{13.d}$$

and

$$v_{12}(n + 1) = ax(n) - ay_1(n) + v_{11}(n) \tag{14.a}$$

$$v_{22}(n + 1) = bv_{11}(n) - by_1(n) + v_{21}(n) \tag{14.b}$$

$$v_{32}(n + 1) = cv_{21}(n) - cy_1(n) + v_{31}(n) \tag{14.c}$$

$$y_2(n + 1) = Q[v_{32}(n + 1)] \tag{14.d}$$

Equation set (14) can be rewritten as equation set (15):

$$v_{12}(n) = ax(n - 1) - ay_1(n - 1) + v_{11}(n - 1) \tag{15.a}$$

$$v_{22}(n) = bv_{11}(n - 1) - by_1(n - 1) + v_{21}(n - 1) \tag{15.b}$$

$$v_{32}(n) = cv_{21}(n - 1) - cy_1(n - 1) + v_{31}(n - 1) \tag{15.c}$$

$$y_2(n) = Q[v_{32}(n)] \tag{15.d}$$

Equation set (16) is derived by further substituting equation set (13) into equation set (14).

$$v_{12}(n) = 2ax(n - 1) - ay_1(n - 1) - ay_2(n - 1) + v_{12}(n - 1) \tag{16.a}$$

$$v_{22}(n) = abx(n - 1) + 2bv_{12}(n - 1) - by_1(n - 1) - b(1 + a)y_2(n - 1) + v_{22}(n - 1) \tag{16.b}$$

$$v_{32}(n) = bcv_{12}(n - 1) + 2cv_{22}(n - 1) - cy_1(n - 1) - c(1 + b)y_2(n - 1) + v_{32}(n - 1) \tag{16.c}$$

The DTTI $\Delta\Sigma$ modulator which is shown in Fig. 5 is derived directly from the time domain equation sets (13) and (16).

The motive behind sharing one set of integrators is to eliminate the instability that can arise due to the DC offset mismatch of the two individual integrator set based two channel interleaving case [8, 15, 17]. The DTTI $\Delta\Sigma$ modulators require an input demultiplexer which samples the input signal at the highest clock frequency of the DTTI $\Delta\Sigma$ modulator and distributes it between channels. This fast demultiplexer is a limiting factor for the performance of the DTTI $\Delta\Sigma$ modulators. This architecture does not

require an input demultiplexer and the input signal is shared between channels [1, 8]. Removing the input demultiplexer has no effect on the NTF of the DTTI $\Delta\Sigma$ modulator but it causes some notches in its STF at the following frequencies $0.5F_{clk}, 1.5F_{clk}, 2.5F_{clk}, 3.5F_{clk}, \dots$ which is shown in Fig. 10 where F_{clk} is the clock frequency of the DTTI $\Delta\Sigma$ modulator [9].

3.2 Delayless feedback path problem in TI $\Delta\Sigma$ modulator

This is the issue that forms the focus of this paper which to our best knowledge, has not been effectively solved and reported in the open literature. This is the issue which makes implementation of the multi-path TI $\Delta\Sigma$ modulators with shared integrators impractical and it is called the “delayless feedback path” problem that comes from Eq. (13.c) in which $v_{31}(n)$ (the input of quantizer Q1) is directly linked to $y_2(n)$. This means that the output of the second quantizer (Q2) is connected to the input of another quantizer (Q1) without any delay [11]! One method to eliminate the delayless path is to move this feedback to the digital domain instead of performing it in the analog domain [11]. The disadvantage of this method is that the first quantizer (Q1) requires more comparators than the number of the comparators in the second quantizer (Q2) [11]. The second method is to use a sample-and-hold in front of the first quantizer (Q1) and quantizing the signal when the output of DAC2 is ready [3]. This method requires a complicated timing generator, a sample-and-hold and also faster integrators. The third method which is our proposed novel method is based on an error correction technique. An error is intentionally induced in the analog domain through the use of the output of DAC2 as shown in Fig. 7 then the error is substantially corrected in the digital domain which effectively eliminates the delayless feedback path. To better understand how this works we shall perform a step by step mathematical analysis of what happens. The timing diagram as depicted in Fig. 6 shows the delay from the outputs of quantizers Q1 and Q2 and their propagation through to the outputs of DAC1 and DAC2 as δ . As a result the output of DAC2 that is sampled at the n th time slot is $y_2(n - 1)$ where in theory we should have had $y_2(n)$. To overcome this inconsistency we look at the input and output of Q1, as depicted in Fig. 5. Quantizer Q1 quantizes the signal $v_{31}(n)$ as follows:

$$y_1(n) = Q[v_{31}(n)] \tag{17}$$

Equation (18) is derived by substituting (13.c) into (17):

$$y_1(n) = Q[cv_{22}(n) - cy_2(n) + v_{32}(n)] \tag{18}$$

The output of DAC2 is used in (19) and Eq. (18) is rewritten as:





Fig. 5 A 3rd-order two-path DTTI ΔΣ modulator with shared integrators

Fig. 6 The outputs of Q1, Q2, DAC1 and DAC2



$$y_1(n) = Q[cv_{22}(n) - cy_2(n-1) + v_{32}(n)] + cy_2(n-1) - cy_2(n) \tag{19}$$

The output of Q1 is called $y_{1e}(n)$ in (20):

$$y_1(n) = y_{1e}(n) + cy_2(n-1) - cy_2(n) \tag{20}$$

$$error = c\Delta y = c(y_2(n) - y_2(n-1)) \tag{21}$$

$$Y_1(z) = Y_{1e}(z) - c(1 - z^{-1})Y_2(z) \tag{22}$$

As stated in (20), $y_{1e}(n)$ (the output of Q1) requires to be corrected before it is applied to the input of DAC1; otherwise it causes instability in the modulator as it will change the modulators dynamics by increasing its order.

A first order differencer block $(1 - z^{-1})$ is used to perform this correction as described in (22). Equation (22) illustrates the point that Q1 is able to quantize its input

without any additional circuit in the analog domain by merely using the output of DAC2. The differencer block $(1 - z^{-1})$ only corrects the error in Eq. (20) and it has no effect on the quantization error or the signal in the proposed structure. The proposed 3rd-order two-path DTTI ΔΣ modulator with shared integrator is shown in Fig. 7.

The signal swing at the input of quantizer Q1 is increased in the first and the proposed methods because scaling is not an option and it will lead to loss of signal-to-noise ratio (SNR). Based on exhaustive simulation results, the first and the proposed method require 48 and 32 comparators for quantizer Q1 respectively, in comparison to the second method which requires only 16 comparators as depicted in Table 1. The significant advantages and disadvantages of all three methods have been summarized in Table 1.




Fig. 7 The proposed 3rd-order two-path DTTI $\Delta\Sigma$ modulator with shared integrators

Table 1 Comparison of the first, the second and the proposed method

	Comparators count for Q_1	Comparators count for Q_2	Advantage	Disadvantage
First method [11]	48	16	Less hardware required	32 more comparators required for Q_1
Second method [2]	16	16	Less comparators required	A sample-and-hold, a complicated timing generator and faster integrators required
Proposed method	32	16	Less hardware required	16 more comparators required for Q_1

3.3 Derivation of continuous-time TI (CTTI) $\Delta\Sigma$ modulator

The CTTI $\Delta\Sigma$ modulator equivalent of the DTTI $\Delta\Sigma$ modulator of Fig. 7 is obtained in three steps as follows [13]: The first step is to determine the loop filters of the DTTI $\Delta\Sigma$ modulator. In this design, the DTTI $\Delta\Sigma$ modulator has six loop filters ($FF_{1d}(z), FF_{2d}(z), H_{1d}(z), H_{2d}(z), H_{3d}(z)$ and $H_{4d}(z)$) and can be determined with the help of the symbolic toolbox of MATLAB. These loop

filters for the DTTI $\Delta\Sigma$ modulator are depicted in Fig. 8a. The second step is to convert the DT loop filters into their equivalent CT loop filters by using the impulse-invariant transformation [1, 3, 9]. The equivalent CTTI $\Delta\Sigma$ modulator is shown in Fig. 8b where the DT loop filters of Fig. 8a have been replaced with their equivalent CT loop filters $FF_{1c}(s), FF_{2c}(s), H_{1c}(s), H_{2c}(s), H_{3c}(s)$ and $H_{4c}(s)$. The third step is to convert the modulator of Fig. 8b into a 3rd order CTTI $\Delta\Sigma$ modulator as shown in Fig. 9. Two DACs with non-retrun-to-zero (NRZ) implementation and




Fig. 8 The block diagrams of a DTTI $\Delta\Sigma$ modulator and b a CTTI $\Delta\Sigma$ modulator which show their loop filters

intentional delay of $0.25T$ ($T = 1/160$ MHz) have been used. To overcome the excess-loop delay issue, two additional feedback paths from the outputs of DAC1 and DAC2 to the input of quantizer Q1 and Q2 are used [7]. The loop filters of the modulator shown in Fig. 9 can be determined and matched to the loop filters in Fig. 8b to determine the coefficients $f_{c1}, f_{c2}, f_{c3}, f_{c4}, f_{c5}, f_{c6}, f_{c7}, f_{c8}, f_{c9}$ and f_{c10} . This is achieved by using the symbolic toolbox of MATLAB, as the algebra is complex and it is very easy to make a mistake with.

The OSR of the overall modulator shown in Fig. 9 from $x(t)$ to $y(n)$ is 16 and has been designed to operate at 320 MHz clock frequency for a 10 MHz signal bandwidth. The resolution of Q1 and Q2 are 5 and 4 bits respectively. After correcting the error as stated by Eq. (21) in the digital domain, $y_1(n)$ will be 4 bits in length. Therefore, DAC1 and DAC2 both require 4 bit DACs. To simplify the design, generally, the coefficient c scaling the first order differencer $(1 - z^{-1})$ in the digital domain should be chosen to be a number which is a power of two. This choice results in replacing the potentially complicated multiplier with a simple hard-wired shift.

3.4 STF and NTFs of the DTTI and CTTI $\Delta\Sigma$ modulator

The signal and noise transfer functions of the DTTI $\Delta\Sigma$ modulator of Fig. 8a is formulated by performing the following algebraic analysis:

$$Y(z) = Y_1(z^2)z^{-1} + Y_2(z^2) \tag{23}$$

$$Y(z) = STF_d(z)X(z) + NTF_{1d}(z)E_1(z) + NTF_{2d}(z)E_2(z) \tag{24}$$

$$NTF_{1d}(z) = \frac{H_{3d}(z^2) + (1 - H_{4d}(z^2))z^{-1}}{DEN(z)} \tag{25}$$

$$NTF_{2d}(z) = \frac{(1 - H_{1d}(z^2)) + H_{2d}(z^2)z^{-1}}{DEN(z)} \tag{26}$$

$$DEN(z) = (1 - H_{1d}(z^2))(1 - H_{4d}(z^2)) - H_{2d}(z^2)H_{3d}(z^2) \tag{27}$$

$$STF_d(z) = FF_{1d}(z^2)NTF_{1d}(z) + FF_{2d}(z^2)NTF_{2d}(z) \tag{28}$$

Where $STF_d(z), NTF_{1d}(z)$ and $NTF_{2d}(z)$ represent the signal transfer function from $x(t)$ to $y(n)$, the noise transfer function from $e_1(n)$ to $y(n)$ and the noise transfer function from $e_2(n)$ to $y(n)$ respectively. The z^2 terms in (23) show the effect of the up-samplers in the modulator. The NTFs of the DTTI $\Delta\Sigma$ modulator of Fig. 8a and its equivalent CTTI $\Delta\Sigma$ modulator of Fig. 8b are the same. To derive the STF of the CTTI $\Delta\Sigma$ modulator ($STF_c(s)$), both $NTF_{1d}(z)$ and $NTF_{2d}(z)$ are used and the $STF_c(s)$ is given in (29):

$$STF_c(s) = FF_{1c}(s)NTF_{1d}(z) + FF_{2c}(s)NTF_{2d}(z) \tag{29}$$

By substituting $z = e^{j2\pi f}$ and $s = j2\pi f$ in (25)–(28), the STF of the DTTI and CTTI $\Delta\Sigma$ modulator are plotted in Fig. 10. Since both $NTF_{1d}(z)$ and $NTF_{2d}(z)$ have an identical amplitude, only $NTF_{1d}(z)$ is plotted in Fig. 11 and is compared to the NTF of the conventional DT $\Delta\Sigma$ modulator of Fig. 4.

4 MATLAB simulation results

The proposed CTTI $\Delta\Sigma$ modulator has been simulated using the SIMULINK toolbox of MATLAB and all non-idealities such as finite dc gain and bandwidth of the opamps, the DAC mismatches, offsets of the quantizers and the clock jitter of the DACs have been modelled and their effects on the performance of the modulator have been investigated [6, 14]. All specifications of the CTTI $\Delta\Sigma$ modulator have been summarized in Table 2.

The output spectrum of this CTTI $\Delta\Sigma$ modulator is compared with the conventional DT and the DTTI $\Delta\Sigma$ modulators in Fig. 12. The output spectra of the DTTI and CTTI $\Delta\Sigma$ modulators are the same and their in-band noise are shaped more than the conventional DT $\Delta\Sigma$ modulator. The SNDRs of the conventional DT, the DTTI and CTTI




Fig. 9 The proposed 3rd-order two-path CTTI $\Delta\Sigma$ modulator with shared integrators




Fig. 10 The signal transfer functions of the DTTI and the CTTI $\Delta\Sigma$ modulators




Fig. 11 The noise transfer functions of the CTTI and the conventional DT $\Delta\Sigma$ modulators

$\Delta\Sigma$ modulator are 57.50, 78.47 and 78.54 dB respectively. Therefore in this particular case, the SNDRs of the TI $\Delta\Sigma$ modulators are improved by 21 dB. As can be seen in Fig. 12, non-idealities have not been included in this comparison.

Figures 13 and 14 show the SNDR of the CTTI $\Delta\Sigma$ modulator versus the matching of the DAC1 and DAC2 coefficients respectively. The minimum matching requirements for the coefficients of DAC1, f_{c1} , f_{c3} , f_{c5} , f_{c7} and f_{c9} are 10, 7, 4, 4 and 4 bits respectively and for the coefficients of DAC2, f_{c2} , f_{c4} , f_{c6} , f_{c8} and f_{c10} they are 10, 7, 4, 4 and 4 bits respectively. The requirements can be easily achieved by the current steering DACs. The coefficient c has the minimum matching requirement which is 4bits between the analog and the digital domain as shown in Fig. 14. Hence there will be no need to use the Data-Weighted Averaging (DWA) block if the coefficients of DAC1 and DAC2 meet the minimum matching requirements. This will make the circuit design of the $\Delta\Sigma$ modulator easier as a result.

Table 2 The specifications of the CTTI $\Delta\Sigma$ modulator

a	0.27639
b	0.76393
c	2.00000
f_{c1}	1.00000
f_{c2}	1.00000
f_{c3}	1.00000
f_{c4}	1.27639
f_{c5}	0.96480
f_{c6}	1.72874
f_{c7}	0.67082
f_{c8}	1.32917
f_{c9}	1.32917
f_{c10}	2.19868
OSR	16
Clock frequency	320 MHz
Signal bandwidth	10 MHz
DAC1	4-bit DAC
DAC2	4-bit DAC
Q1	5-bit quantizer
Q2	4-bit quantizer
Excess loop delay (intentional)	0.25 T




Fig. 12 The output spectra of the conventional DT, the DTTI and the CTTI $\Delta\Sigma$ modulator for a 2.4462 MHz input with clock frequencies of 160, 320 and 320 MHz respectively

5 Circuit Design and Simulation

The modulator circuit has been designed using the 90 nm CMOS TSMC technology with the supply voltage of 1.8-V. Figure 15 shows the block diagram of the 3rd-order two-path CTTI $\Delta\Sigma$ modulator. The operating frequency of the two quantizers, DACs and all other blocks except for the output multiplexer is 160 MHz but the output multiplexer operates at 320 MHz. The OSR of the modulator is 16, allowing a maximum input signal bandwidth of 10 MHz. The major circuit blocks of the modulator include




Fig. 13 The SNDR versus the matching of the DAC1 coefficients




Fig. 14 The SNDR versus the matching of the DAC2 coefficients

three active-RC integrators, ten 4-bit current steering DACs, one 4-bit and one 5-bit flash ADC, two summation circuits, a clock generator, a biasing circuit, an output multiplexer and a digital error correction block $(1 - z^{-1})$.

As can be seen in Fig. 15, three active-RC integrators have been used and RC time constant varies up to 50% in

CMOS technologies. A tunable capacitor array will be used to tune up the RC time constant of the integrators and to compensate for process variations [12].

One popular opamp architecture is a two-stage Miller-compensation opamp which has been utilized for the first, second and third integrator and opamp4 and is shown in Fig. 16. A PMOS input differential pair is used as the input stage for two reasons: First, the second pole is determined by the transconductance of the input transistors of the second stage and the NMOS transistor is faster than the PMOS one therefore the whole opamp will be more stable. Second, the input and output common mode voltage of the opamp is set to be 0.8 V instead of $V_{DD}/2$ (0.9 V). The tail transistor in the first stage will have more VDS voltage and will not be pushed to triode region. The benefit of using PMOS transistors as input in the differential pair is low flicker noise, but in our wideband design, the flicker noise is of less concern.

This modulator requires two ADCs. The first ADC has 5 bits resolution and 31 comparators and the second ADC has 4 bits resolution and 15 comparators. As shown in Fig. 16, each latched comparator is composed of a single preamplifier stage and a latch. The preamplifier is used to amplify the input signal and to minimize the input capacitance of the comparator. The preamplifier stage isolates the latch and the resistor ladder; therefore it reduces the kick-back noise seen in reference string during switching times of the comparator. The latch is used to compare the two amplified input signals coming from the preamplifier and to provide a digital rail-to-rail output signal.

The whole CTTI $\Delta\Sigma$ modulator has been simulated with an input frequency of $F_{in} = 1.005$ MHz, an amplitude of $1.6V_{pp}$ (-2 dBFS) and a sampling rate of 320 MHz across process corners and temperatures. Due to the excessive long simulation times, these circuit simulation results were




Fig. 15 Block diagram of the 3rd-order CTTI $\Delta\Sigma$ modulator




Fig. 16 Schematic of **a** opamp and **b** comparator of the 3rd-order CTTI $\Delta\Sigma$ modulator

obtained by using only 16,384-point FFTs. Since the signal bandwidth is 10 MHz, up to 512 frequency bins will be included in the calculation of the SNDR. The circuit-level simulations have been run to make sure that the modulator is stable across process corners and temperatures. The SNDR of the modulator obtained from circuit simulations in TT 27 °C, FF 120 °C and SS – 40 °C are 75.3, 75.9 and 74.5 dB respectively.

The output spectrum obtained from the circuit simulation at TT corner and 27 °C temperature is shown in Fig. 17. From the output spectrum shown in Fig. 17, it can be seen that big tones reside at around the half clock frequency (160 MHz). Those tones are images and are created due to utilizing the time-interleaving technique in the modulator. Those tones are dangerous because they fold back the out-of-band noise into the band of interest and hence increase the in-band noise floor. The image tone located at $0.5F_{clk} - F_{in}$ has – 35.3 dB amplitude and should be attenuated enough in the decimation filter following this modulator.




Fig. 17 The output spectra of the CTTI $\Delta\Sigma$ modulator for a 1.005 MHz input with clock frequencies of 320 MHz simulated in TT corner and 27 °C

6 Conclusions

In this paper the design of a 3rd-order CTTI $\Delta\Sigma$ modulator with one set of integrators in the 90 nm CMOS TSMC technology has been presented. A novel method to resolve the delayless feedback path issue has been proposed, designed, implemented and tested to demonstrate the novel approach [18]. The results obtained from the circuit simulations confirm what was expected from the theory behind the proposed method and works very well without any noticeable degradation in the output performance. The designed circuit has furthermore been demonstrated in simulation to achieve a dynamic range of 12 bits with an OverSampling Ratio (OSR) of 16 over a bandwidth of 10 MHz and dissipates only 28 mW of power from a 1.8-V supply. The clock frequency of the modulator is 320 MHz but the integrators, quantizers and DACs operate at 160 MHz.

Open Access This article is distributed under the terms of the Creative Commons Attribution 4.0 International License (<http://creativecommons.org/licenses/by/4.0/>), which permits unrestricted use, distribution, and reproduction in any medium, provided you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made.

References

- Ortmanns, M., & Gerfers, F. (2006). *Continuous-time sigma-delta A/D conversion*. Berlin: Springer.
- Zhang, Y., & Leuciuc, A. (2002). A 1.8 V continuous-time delta-sigma modulator with 2.5 MHz bandwidth. In *IEEE MWSCAS* (pp. 140–143).
- Caldwell, T. C., & Johns, D. A. (2006). A time-interleaved continuous-time $\Delta\Sigma$ modulator with 20-MHz signal bandwidth. *IEEE Journal of Solid-State Circuits*, 41(7), 1578–1588.
- Shoaei, O. (1995). *Continuous-time delta-sigma A/D converters for high speed applications*. Ph.D. dissertation, Department of Electronics, Carleton University, Canada.

5. Zare-Hosseini, H. (2008). *Continuous-time delta-sigma modulators with immunity to clock-jitter*. Ph.D. dissertation, ECS Department, University of Westminster, London, UK.
6. Yang, D., Dai, F. F., Yin, W. N. S., & Jaeger, R. C. (2009). Delta-sigma modulation for direct digital frequency synthesis. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 17(6), 793–802.
7. Maymandi-Nejad, M., & Sachdev, M. (2003). A digitally programmable delay element: Design and analysis. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 11(5), 871–878.
8. Khoini-Poorfard, R., Lim, L. B., & Johns, D. A. (1997). Time-interleaved oversampling A/D converters: Theory and practice. *IEEE Transactions on Circuits and Systems II*, 44(8), 634–645.
9. Gharbiya, A., Caldwell, T. C., & Johns, D. A. (2005). High-speed oversampling analog-to-digital converters. *International Journal of High Speed Electronics and Systems*, 15, 1–21.
10. Kozak, M., & Kale, I. (2000). Novel topologies for time-interleaved delta-sigma modulators. *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, 47(7), 639–654.
11. Lee, K. S., Choi, Y., & Maloberti, F. (2004). Domino free 4-path time-interleaved second order sigma-delta modulator. In *IEEE ISCAS* (pp. 473–476).
12. Xia, B., Yan, S., & Sinencio, E. S. (2004). An RC time constant auto-tuning structure for high linearity continuous-time delta-sigma modulators and active filters. *IEEE Transactions on Circuits and Systems I*, 54(11), 2179–2188.
13. Caldwell, T. C. (2004). *Time-interleaved continuous-time delta-sigma modulators*. M.Sc. thesis, University of Toronto, Toronto, ON, Canada.
14. Cherry, J. A., & Snelgrove, W. M. (1999). Clock jitter and quantizer metastability in continuous-time delta-sigma modulators. *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, 46(6), 661–676.
15. Gharbiya, A., & Johns, D. A. (2008). Combining multipath and single-path time-interleaved delta-sigma modulators. *IEEE Transactions on Circuits and Systems II*, 55(12), 1224–1228.
16. Lee, K., Kwon, S., & Maloberti, F. (2007). A power-efficient two-channel time-interleaved $\Delta\Sigma$ modulator for broadband applications. *IEEE Journal of Solid-State Circuits*, 42(6), 1206–1215.
17. Lee, K., & Maloberti, F. (2004). Time-interleaved sigma-delta modulator using output prediction scheme. *IEEE Transactions on Circuits and Systems II*, 51(10), 537–541.
18. Talebzadeh, J., & Kale, I. (2014). Delta-sigma modulator. UK Patent GB2524547, March 26, 2014.



working on the design of wideband time-interleaved continuous-

Jafar Talebzadeh was born in Tehran, Iran in 1977. He received the B.Sc. degree from Iran University of Science and Technology, Iran, in 1999 and M.Sc. degree from the University of Tehran, Iran, in 2002. He is currently pursuing the Ph.D. degree at the University of Westminster, London, U.K. In 2010, he joined the Applied DSP and VLSI Research Group, Department of Engineering, Faculty of Science and Technology, University of Westminster,

time delta-sigma modulators. His research interests include the design of discrete/continuous-time delta sigma modulators, Nyquist rate data converters, analog filters, amplifiers, high-precision analog circuit design and mixed signal integrated circuit design.



Izzet Kale (M'88) received the B.Sc. degree (with honours) in electrical and electronic engineering, from the Polytechnic of Central London, the M.Sc. degree in the design and manufacture of microelectronic systems from Edinburgh University, and the Ph.D. degree in techniques for reducing digital filter complexity from the University of Westminster, London. Since 1984, he has been with the University of Westminster, where he is currently

a Professor of applied Digital Signal Processing (DSP) and Very Large Scale Integration (VLSI) systems. He is also the founder and the Director of the Applied DSP and VLSI Research Group, at the University of Westminster, where he has undertaken numerous applied research and development projects and contracts for European, U.S., and Japanese corporations working on innovative silicon-integrated product development for commercial applications. His research interests include digital and analog signal processing, silicon circuit and system design, digital filter design and implementation, and A/D and D/A sigma-delta converters. He is currently working on efficiently implementable ultralow-power DSP algorithms/architectures and sigma-delta modulator structures for use in the communications and biomedical industries and hybrid Global Navigation Satellite Systems GPS/Galileo/Glonass/Compass receiver structures and systems.