A new bulk-driven input stage design for sub 1-volt CMOS op-amps

Haga, Yasutaka, Morling, Richard C.S. and Kale, Izzet (2006) A new bulk-driven input stage design for sub 1-volt CMOS op-amps. In: 2006 IEEE International Symposium on Circuits and Systems. ISCAS 2006. Proceedings. IEEE, Los Alamitos, USA, pp. 1547-1550. ISBN 0780393902


Download (3MB)
Official URL: http://dx.doi.org/10.1109/ISCAS.2006.1692893


This paper presents a new design approach for a rail-to-rail bulk-driven input stage using a standard single-well (n-well in this paper) CMOS technology. This input stage can provide nearly constant transconductance and constant slew rate over the entire input common-mode voltage, operating with a wide supply voltage ranging from sub 1-volt (V/sub T0/+ 3V/sub DSsat/) to the maximum allowed for the CMOS process, as well as preventing latch-up.

Item Type: Book Section
Uncontrolled Keywords: CMOS analogue integrated circuits, operational amplifiers, 1 V, CMOS op-amps, single-well CMOS technology
Subjects: University of Westminster > Science and Technology > Electronics and Computer Science, School of (No longer in use)
Depositing User: Miss Nina Watts
Date Deposited: 19 Feb 2007
Last Modified: 11 Aug 2010 14:31
URI: http://westminsterresearch.wmin.ac.uk/id/eprint/3340

Actions (login required)

Edit Item (Repository staff only) Edit Item (Repository staff only)