A new bulk-driven input stage design for sub 1-volt CMOS op-amps.

Yasutaka Haga\textsuperscript{1}  
Richard C.S. Morling\textsuperscript{1}  
Izzet Kale\textsuperscript{1,2}

\textsuperscript{1} School of Informatics  
\textsuperscript{2} Applied DSP and VLSI Research Centre, Eastern Mediterranean University


This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of the University of Westminster’s products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to pubs-permissions@ieee.org. By choosing to view this document, you agree to all provisions of the copyright laws protecting it.

The WestminsterResearch online digital archive at the University of Westminster aims to make the research output of the University available to a wider audience. Copyright and Moral Rights remain with the authors and/or copyright owners. Users are permitted to download and/or print one copy for non-commercial private study or research. Further distribution and any use of material from within this archive for profit-making enterprises or for commercial gain is strictly forbidden.

Whilst further distribution of specific materials from within this archive is forbidden, you may freely distribute the URL of the University of Westminster Eprints (http://www.wmin.ac.uk/westminsterresearch).

In case of abuse or copyright appearing without permission e-mail wattsn@wmin.ac.uk.
A New Bulk-Driven Input Stage Design for Sub 1-Volt CMOS Op-Amps

Yasutaka Haga, Richard C. S. Morling, and Izzet Kale

Abstract—This paper presents a new design approach for a rail-to-rail bulk-driven input stage using a standard single-well (n-well in this paper) CMOS technology. This input stage can provide nearly constant transconductance and constant rate over the entire input common-mode voltage, operating with a wide supply voltage ranging from sub 1-volt \((V_{DD} + 3V_{DSsat})\) to the maximum allowed for the CMOS process, as well as preventing latch-up.

I. INTRODUCTION

Lowering of the supply voltage in portable electronics has always been a priority for many years, as it allows reduction in the number of battery cells rendering the products more compact and light, and leading to decreased power consumption of the digital circuits. However, in analog circuits, particularly op-amps in unity-gain configuration, lowering the supply voltage degrades the signal-to-noise ratio. As a consequence, those op-amps require rail-to-rail input and output stages.

For the input stage, it is essential that its effective transconductance \(g_m\) is nearly constant over the rail-to-rail Input Common-Mode Range (ICMR), as the large variation introduces signal distortion and creates difficulty in the frequency compensation of the multi-stage op-amps [1], [7]. Traditionally, complementary differential pairs are used to achieve the rail-to-rail operation, and the tail current is controlled with current switches to keep the \(g_m\) constant [1]. However, the mobility ratio of the complementary pairs \((\mu_n/\mu_p)\) is process- and temperature-dependent, causing the \(g_m\) variation to deviate by approximately 12% [2]. This motivates designers to come up with new circuit topologies using only a single type of the differential pair. Currently three candidates have been proposed – level-shifting [2], floating-gate [3], and the bulk-driven [4] techniques.

At the present time, the bulk-driven technique is probably the least popular, since the transconductance of a bulk-driven MOSFET \(g_{mbs}\) is dependent on the bulk-to-source voltage \(V_{BS}\). The level-1 model of the \(g_{mbs}\) is given by:

\[
g_{mbs} = \gamma (2\beta I_{DS})^{0.5} / 2 (2\Phi_f + V_{BS})^{0.5}
\]

where \(\gamma\) is the bulk-threshold parameter, \(\beta\) is the small-signal transconductance parameter, \(I_{DS}\) is the drain current, and \(2\Phi_f\) is the surface potential. The \(g_{mbs}\) is typically only 20-40\% of the gate-driven transconductance [4]. However, the beauty of a bulk-driven MOSFET is that it removes the threshold voltage constraint. This property makes the bulk-driven approach worthy of development to improve its performance.

So far three proposals are available for improving the \(g_m\) variation of the Bulk-Driven Differential Pair (BDDP) – the complementary BDDP [5], the Replica-Biased Scheme (RBS) [5], and the feedback techniques [6]. The complementary BDDP technique utilizes the complementary behavior of the pairs to reduce the \(g_m\) variation. However, a special CMOS technology (e.g. a twin-well process) is required for the implementation. The RBS, as illustrated in Fig. 1, biases the gates of the pair to keep \(V_{BS} = 0\) so that the \(g_{mbs}\) becomes constant. The problem is, however, \(V_{BS} = 0\) means \(V_B = V_G\) and it is impossible for the source-coupled voltage to swing rail-to-rail. Thus the \(g_m\) is constant over only a portion of the rail-to-rail ICMR. The feedback technique senses the input common-mode voltage \(V_{ICM}\) and adjusts the tail current to reduce the \(g_m\) variation; however, this causes the Slew Rate (SR) to become \(V_{ICM}\) dependent.

![Figure 1](image)

Figure 1. The bulk-driven RBS proposed in [5]

This paper presents a new bulk-driven rail-to-rail input stage using a standard single-well (n-well in this paper) CMOS process. This input stage achieves almost constant-\(g_m\) and constant-SR, working with a wide supply voltage.
ranging from sub 1-volt \((V_{th} + 3V_{DSat})\) to the maximum allowed by the CMOS process, and also diminishes the latch-up likelihood.

II. THE NEW BULK-DRIVEN INPUT STAGE

A. Topology

The idea of our bulk-driven input stage comes from utilizing two pairs of the RBS to cover all portions of the rail-to-rail ICMR. Fig. 2 illustrates the topology of our approach, which we call the Bulk-Driven Double Replica-Biased (BDDRB) input stage.

![Figure 2. Topology of the BDDRB input stage](image)

The BDDRB input stage consists of pair-1 (MP01–MP03) and pair-2 (MP04–MP06), which are assigned for the low and high portions of the ICMR, respectively, and a current switch.

The device sizes of pair-1 are all the same, and the same dc current runs through each device when the pair is selected. This leads MP03 to be the replica of the input pair, and \(V_{BLS2}\) to be equal to \(V_{GS3}\) (= constant). The same argument goes to pair-2 except that \(V_{BLS5}\) would be zero instead. The pair-1 would be operational for the ICMR between \(V_{DD}-V_{DSat}\) and \(V_{SS}+V_{DSat}\), and for pair-2 the operational range would be between \(V_{DD}-V_{SDsat}\) and \(V_{SS}+V_{DSSat}\). To maximize the ICMR, a current switch is implemented so that the effective ICMR would be between \(V_{DD}-V_{SDsat}\) and \(V_{SS}+V_{DSSat}\).

B. Principle of Operation

Fig. 4(a) illustrates how the BDDRB input stage can be realized as a transistor circuit. Again, MP01–MP03 (pair-1) and MP04–MP06 (pair-2) are the replica-biased input pairs for the low and high portions of the ICMR, respectively. MP09–MN12 form a current switch and work as a function of \(V_{ICM}\). This input stage is configured such that it normally operates with pair-1. When \(V_{ICM}\) becomes high and causes \(V_{S0}\) to be greater than the threshold voltage \((V_{th})\), the switch deactivates pair-1 and activates pair-2 instead. Conversely, when \(V_{ICM}\) becomes low and causes \(V_{S0}\) < \(V_{th}\), pair-1 turns on and pair-2 turns off. The bias-voltage, \(V_{SWITCH}\), controls the crossover voltage between the two points.

To verify the operation of the BDDRB input stage, it was necessary to implement it in an op-amp. For this we chose a folded-cascode two-stage op-amp, as illustrated in Fig. 4(b), to present as an application example.

III. SIMULATION RESULTS

Using the BSIM3 MOSFET models of a 0.18μm CMOS process, we simulated the op-amp of Fig. 4 with a supply voltage of 0.8 volt and a load resistance and capacitance of 1MΩ and 5pF, respectively. Table 1 shows the summary of the simulation results.

<table>
<thead>
<tr>
<th>Characteristics</th>
<th>Simulated Results</th>
</tr>
</thead>
<tbody>
<tr>
<td>Open-loop DC gain</td>
<td>60dB</td>
</tr>
<tr>
<td>Unity-gain frequency</td>
<td>0.6MHz</td>
</tr>
<tr>
<td>Phase margin</td>
<td>58°</td>
</tr>
<tr>
<td>ICMR</td>
<td>0.6V</td>
</tr>
<tr>
<td>Total current consumption</td>
<td>61–74μA ((V_{ICM}) dependent)</td>
</tr>
<tr>
<td>SR</td>
<td>(SR_+ = 1.0V/\mu s, SR_- = -0.5V/\mu s)</td>
</tr>
<tr>
<td>Output voltage swing</td>
<td>0.6V</td>
</tr>
<tr>
<td>Common-mode rejection ratio</td>
<td>63dB (when (V_{ICM} = 0.5(V_{DD} + V_{SS})))</td>
</tr>
<tr>
<td>Power Supply Rejection Ratio (PSRR)</td>
<td>(PSRR_+ = 58dB, PSRR_- = 79dB)</td>
</tr>
<tr>
<td>Input referred noise voltage</td>
<td>146–169nV/Hz (white noise only, (V_{ICM}) dependent)</td>
</tr>
<tr>
<td>Total harmonic distortion</td>
<td>0.014% (&lt;77.1dB)</td>
</tr>
<tr>
<td>(AVCL_+ = 1V/V)</td>
<td>for 0.6V p–p, 1kHz sine wave</td>
</tr>
<tr>
<td>(AVCL_- = -60dB)</td>
<td>for 0.6V p–p, 1kHz sine wave</td>
</tr>
<tr>
<td>Measurement condition</td>
<td>(V_{DD} = 0.8V, V_{SS} = 0V, C_L = 5pF, R_L = 1M\Omega)</td>
</tr>
</tbody>
</table>

The simulation confirmed the rail-to-rail ICMR operation \((V_{DD} - V_{SDsat} \, \text{to} \, V_{SS} + V_{DSSat})\) precisely. Fig. 3 and Fig. 5 show the simulation results of the open-loop gain frequency response and the effective tail current of the op-amp in Fig. 4, which indicate that both characteristics are nearly \(V_{ICM}\) independent. Fig. 6 gives the simulation results of the effective transconductance \(g_{m,\text{eff}}\) of the op-amp versus \(V_{ICM}\).

![Figure 3. Simulated frequency response of the op-amps for \(V_{ICM}\) varying from 0.1 to 0.7V with a 0.1V step](image)
An important practical advantage of the BDDRP input stage is that it requires no special CMOS process. Other advantages are \( g_{m, \text{eff}} \) and SR of the op-amp remain relatively constant with respect to \( V_{\text{ICM}} \), and the circuit prevent latch-up. Conventional BDDP techniques require very low supply voltages, otherwise the rail-to-rail ICMR operation would cause the bulk terminals to be strongly forward-biased. With the BDDRB input stage, the bulk-to-source voltages remain as the same condition as the replica device regardless of the supply voltage condition. For confirmation, we simulated the circuit of Fig. 4 with a 3-volt power supply and observed that the rail-to-rail ICMR operations did not result in any significant input current or substantial forward-biased pn junctions.

However, in comparison to previously mentioned bulk-driven techniques, our proposal increases input referred
noise. Previously mentioned bulk-driven techniques utilize the depletion-mode characteristics of a MOSFET so that the input pair can be always on for rail-to-rail. In contrast, our input stage has two pairs connected in parallel, and except in the transition stage one of the pair is off. The off-pair contributes additional thermal noise, as it is inversely proportional to $g_{mB}$ [11].

Another drawback to previously mentioned bulk-driven techniques is the increase in input capacitance, since two input pairs are utilized in our proposal. The input capacitance of a bulk-driven MOSFET consists of $C_{bus}$ and $C_{bs}$, where $C_{bus}$ is the well-to-substrate capacitance and $C_{bs}$ is the bulk-to-source capacitance. $C_{bus}$ depends on layout design, and a detail description is given in [4]. $C_{bs}$, on the other hand, can be controlled by circuit designers to some extent as it is directly related to its source-to-bulk voltage. Reducing the forward-bias of the bulk-terminal results in decreased $C_{bs}$ as well as increased input resistance. With the BDDRB input stage, this can be easily achieved by decreasing the source-to-bulk voltage of the replica device ($V_{BSB}$ of Fig 4(a), which is equivalent to $V_{SS}$). Fig. 8 illustrates the simulation results of the input impedance measurements for the op-amp shown in Fig. 4.

![Figure 8](image)

**Figure 8.** Simulation results of the circuit-level input impedance characteristic

V. CONCLUSION

A new approach for the bulk-driven input stage called BDDRP to achieve rail-to-rail ICMR operation has been presented. This approach leads the operational supply voltage to be from under 1-volt to the maximum allowed by the CMOS process, as well as diminishing the latch-up problem. SPICE simulations indicate that the $g_m$ is nearly constant (within 10%) over the entire ICMR whilst the effective tail current remains almost unchanged. The additional hardware implemented to achieve this performance is only a replica circuit for each pairs and a current switch.

REFERENCES


