Megson, Graham M. and Bland, Ian M. (1998) Synthesis of a systolic array genetic algorithm. In: Proceedings of the first merged International Parallel Processing Symposium & Symposium on Parallel and Distributed Processing, March 30-April 3, 1998, Orlando, Florida. IEEE, Los Alamitos, USA, pp. 316-320. ISBN 0818684046
Full text not available from this repository.
Official URL: http://dx.doi.org/10.1109/IPPS.1998.669933
The paper presents the design of a hardware genetic algorithm which uses a pipeline of systolic arrays. Demonstrated is the design methodology where a simple genetic algorithm expressed in C source code is progressively re-written into a recurrence form from which systolic structures can be deduced. The paper extends previous work by the authors by introducing a simplification to a previous systolic design.
|Item Type:||Book Section|
|Uncontrolled Keywords:||Genetic algorithms, pipeline processing, systolic arrays, C source code, hardware genetic algorithm design, progressive rewriting, recurrence form, systolic array genetic algorithm synthesis, systolic array pipeline systolic structures|
|Research Community:||University of Westminster > Electronics and Computer Science, School of|
|Deposited On:||27 Jan 2009 12:08|
|Last Modified:||19 Oct 2009 16:42|
Repository Staff Only: item control page