Design of a power-aware digital image rejection receiver

Cetin, E., Kale, I. and Morling, R.C.S. (2009) Design of a power-aware digital image rejection receiver. In: Proceedings of the IEEE International Symposium on Circuits and Systems, 2009 (ISCAS 2009). IEEE, pp. 209-212. ISBN 9781424438273

Cetin_et_al_2009_header.pdf - ["content_typename_unspecified" not defined]

Download (23kB) | Preview
Official URL:


This paper deals with and details the design of a power-aware adaptive digital image rejection receiver based on blind-source-separation that alleviates the RF analog front-end impairments. Power-aware system design at the RTL level without having to redesign arithmetic circuits is used to reduce the power consumption in nomadic devices. Power-aware multipliers with configurable precision are used to trade-off the image-rejection-ratio (IRR) performance with power consumption. Results of the simulation case studies demonstrate that the IRR performance of the power-aware system is comparable to that of the normal implementation albeit degraded slightly, but well within the acceptable limits.

Item Type: Book Section
Subjects: University of Westminster > Science and Technology
SWORD Depositor:
Depositing User:
Date Deposited: 28 Jan 2010 18:41
Last Modified: 30 Jun 2016 11:42

Actions (login required)

Edit Item (Repository staff only) Edit Item (Repository staff only)