Willingham, David John (2010) Asynchrobatic logic for lowpower VLSI design. Doctoral thesis, University of Westminster.

PDF
David_John_WILLINGHAM_ADDED.pdf Download (1MB) 
Abstract
In this work, Asynchrobatic Logic is presented. It is a novel lowpower design style that combines the energy saving benefits of asynchronous logic and adiabatic logic to produce systems whose power dissipation is reduced in several different ways. The term “Asynchrobatic” is a new word that can be used to describe these types of systems, and is derived from the concatenation and shortening of Asynchronous, Adiabatic Logic. This thesis introduces the concept and theory behind Asynchrobatic Logic. It first provides an introductory background to both underlying parent technologies (asynchronous logic and adiabatic logic). The background material continues with an explanation of a number of possible methods for designing complex datapath cells used in the adiabatic datapath. Asynchrobatic Logic is then introduced as a comparison between asynchronous and Asynchrobatic buffer chains, showing that for wide systems, it operates more efficiently. Two morecomplex subsystems are presented, firstly a layout implementation of the substitution boxes from the Twofish encryption algorithm, and secondly a frontend only (without parasitic capacitances, resistances) simulation that demonstrates a functional system capable of calculating the Greatest Common Denominator (GCD) of a pair of 16bit unsigned integers, which under typical conditions on a 0.35?m process, executed a test vector requiring twentyfour iterations in 2.067?s with a power consumption of 3.257nW. These examples show that the concept of Asynchrobatic Logic has the potential to be used in realworld applications, and is not just theory without application. At the time of its first publication in 2004, Asynchrobatic Logic was both unique and groundbreaking, as this was the first time that consideration had been given to operating largescale adiabatic logic in an asynchronous fashion, and the first time that Asynchronous Stepwise Charging (ASWC) had been used to drive an adiabatic datapath.
Item Type:  Thesis (Doctoral) 

Subjects:  University of Westminster > Science and Technology > Electronics and Computer Science, School of (No longer in use) 
Depositing User:  Miss Nina Watts 
Date Deposited:  13 Sep 2010 11:34 
Last Modified:  13 Sep 2010 11:34 
URI:  http://westminsterresearch.wmin.ac.uk/id/eprint/8587 
Actions (login required)
Edit Item (Repository staff only) 